



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/626,171	07/23/2003	Thomas Novet	200210020-1	9712
22879	7590	01/11/2005	EXAMINER	
HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION FORT COLLINS, CO 80527-2400				RICHARDS, N DREW
ART UNIT		PAPER NUMBER		
				2815

DATE MAILED: 01/11/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/626,171	NOVET ET AL.	
	Examiner	Art Unit	
	N. Drew Richards	2815	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM
 THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 28 October 2004.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-43 is/are pending in the application.
 4a) Of the above claim(s) 2 and 3 is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1,4-7,10-12,14-23,25-43 is/are rejected.
 7) Claim(s) 8,9,13 and 24 is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on 23 July 2003 is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>7/23/03</u> . | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Applicant's election with traverse of Group II (claims 10-43) in the reply filed on 10/28/04 is acknowledged. The traversal is on the ground(s) that examination of both groups of claims would present no serious additional burden to the examiner and that the search for the two groups will likely overlap. This is not found persuasive because a search and examination of the method claims that were not held to be linking claims would require search and consideration of specific processing steps. Consideration of these specific processing steps (atomic layer deposition and defining an emission region using oxidation) is not necessary in the examination of the elected claims and thus a search for these process steps and consideration of prior art found would entail a serious burden on the examiner.

The requirement is still deemed proper and is therefore made FINAL. Claims 1 and 4-9 were previously indicated as linking claims and thus will be considered with the elected invention

Claim Objections

2. Claims 4, 14, 29 and 39 are objected to because of the following informalities:
- Claim 4 line 2 should recite "further including a step of forming" as this step has not previously been claimed;
 - Claim 14 line 5, "epitaxial" should be removed as the conductor layer of claim 10 has not been claimed as being epitaxial;

- Claim 26 should depend from claim 25 as the epitaxial semi-conductor layer is recited in claim 25;
 - Claim 29 line 3, "epitaxial" should be removed as the conductor layer of claim 10 has not been claimed as being epitaxial;
 - Claim 39 line 6 should recite "from an electron source" as the electron source has not previously been claimed;
 - Claim 39 line 7 should recite "said thin conductor layer" instead of "said thin dielectric conductor layer" as the thin layer has previously been claimed as being conductive and not dielectric.
- Appropriate correction is required.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1, 5, 10-12, 14, 15, 18-23, 29, 30, 39, 41 and 43 are rejected under 35 U.S.C. 102(b) as being anticipated by Miyamoto et al. ("MIS Emitter with Epitaxial CaF₂ Layer as Insulator", Technical Digest of IVMC '97 Kyongju, Korea 1997, Pp. 226-230).

Miyamoto et al. disclose a method for making a flat emitter on page 227 under the heading "Fabrication Process" and as shown in figure 2, for example.

With regard to claim 1, Miyamoto et al. disclose:

Art Unit: 2815

- defining an emission region in a single crystal electron source (the emission region is defined by the opening in the patterned SiO₂ layer; the electron source is the n+ Si substrate, though not explicitly disclosed it is understood in the semiconductor art that unless otherwise specified a silicon substrate is single crystal);
- forming at least a first epitaxial layer on the single crystal electron source (the CaF₂ layer is disclosed as being epitaxial as it is formed by molecular beam epitaxy); and
- forming a thin conductor layer on the at least one epitaxial layer (top layer Au is a thin conductor on the epitaxial layer in the emission region).

With regard to claim 5, the at least a first epitaxial layer comprises a dielectric layer (CaF₂ is a dielectric).

With regard to claim 10, Miyamoto et al. disclose an electron emitter comprising:

- a single crystal electron source including an emission region (the electron source is the n+ Si substrate, though not explicitly disclosed it is understood in the semiconductor art that unless otherwise specified a silicon substrate is single crystal; the emission region is defined by the opening in the patterned SiO₂ layer);
- a thin conductor layer (top layer Au); and

- an epitaxial dielectric layer between the single crystal electron source and the thin conductor layer (the CaF₂ layer is disclosed as being epitaxial as it is formed by molecular beam epitaxy; CaF₂ is a dielectric).

With regard to claim 11, the emitter is operative to emit electrons (disclosed as an electron emitter) substantially free from electric field induced divergence. Though "substantially free from electric field induced divergence" is not explicitly recited by Miyamoto et al., this limitation is considered to be inherently disclosed. The emitted electrons are considered to be "substantially free from electric field induced divergence" as the device of Miyamoto et al. has the same structure as the device thus claimed including the epitaxial dielectric layer and single crystal electron source. Since the structures are similar the electrons would be emitted in a similar fashion as in the present invention.

With regard to claim 12, though Miyamoto et al. do not explicitly recite the electrons being emitted from the thin conductor layer at a divergence of less than about 10 degrees from perpendicular, this limitation is considered to be inherently disclosed by the reference. The device of Miyamoto et al. operates in the same fashion as in the instant invention and includes the same structure as in the instant invention. Thus, when the electrons are emitted they will inherently have the same divergence as in the instant application, less than about 10 degrees.

With regard to claim 14, the emitter is operative to generate an electric field across the epitaxial dielectric layer to cause electrons to be emitted from the electron

source emission region, to transport through the epitaxial dielectric layer, and to be emitted from the conductor layer substantially free from electrical field induced divergence. The substantially free from electrical field induced divergence is considered taught as discussed above.

With regard to claim 15, since the dielectric layer is formed to a constant thickness (8 nm) and is formed as an epitaxial layer as in the instant invention, it is configured to promote a substantially uniform and unidirectional electric field across its thickness.

With regard to claim 18, the emission region has a perimeter substantially surrounded by a dielectric (SiO_2 is deposited and etched to form the emission region, thus, the emission region is surrounded by the dielectric SiO_2).

With regard to claims 19 and 20, though Miyamoto et al. do not explicitly disclose the efficiency of their device, since they use the same structure claimed including the flat epitaxial dielectric and the single crystal electron source layer, the device would inherently operate at the claimed at least 6% or 10% efficiency.

With regard to claim 21, the conductor layer (top Au layer) has a substantially flat surface in the emission region that defines an emission surface of the emitter.

With regard to claim 22, the epitaxial dielectric layer is disclosed as having a thickness of less than about 20 nm.

With regard to claim 23, the epitaxial dielectric layer is disclosed as having a thickness of between about 2 and about 10 nm.

With regard to claim 29, Miyamoto et al. disclose under the heading "Measurement" an electrical connection between the single crystal electron source and the thin conductor layer (they attach an Au-wire for front side contact and In-Ga alloy for backside contact and apply a voltage greater than 5V to the emitter), this potential was sufficient to induce an electric field between the conductor layer and the electron source layer to cause electrons to be emitted from the electron source, to transport through the epitaxial layer, and to be emitted from the conductor layer substantially free from electrical field related divergence (since electrons were emitted and measured the potential was great enough to cause the emission; substantially free from electrical field related divergence is considered disclosed by the device as discusses above with regard to claims 12 and 14).

With regard to claim 30, Miyamoto et al. further disclose a target (collector) and the conducting layer configured to direct the emitter electrons towards the target and to cause an effect on the target upon impact (since the electrons reached the target the conducting layer is considered to be configured as claimed and since measurements were taken the emitted electrons inherently had some measurable effect upon the target).

With regard to claim 39, Miyamoto et al. disclose a method for emitting electrons from an emitter comprising generating an electric field across an epitaxial dielectric layer (CaF_2) from a thin conductor layer (top Au), the electric field substantially uniform and free from geometrical based divergence, the electric field operative to cause

electrons to be emitted from an electron source (n+ Si substrate), to transport through the epitaxial dielectric layer, and to be emitted from the thin conductor layer. Though "substantially uniform and free from geometrical based divergence" is not explicitly recited by Miyamoto et al., this limitation is considered to be inherently disclosed. The electric field is considered to be "substantially uniform and free from geometrical based divergence" as the device of Miyamoto et al. has the same structure as the device thus claimed including the epitaxial dielectric layer and single crystal electron source. Since the structures and materials of Miyamoto et al. are similar to those of the instant invention, the electric field created would also be similar and act to emit electrons in the same manner as in the present invention.

With regard to claim 41, though Miyamoto et al. do not explicitly recite the electrons being emitted at an angle of less than about 10 degrees from perpendicular from the conductor layer, this limitation is considered to be inherently disclosed by the reference. The device of Miyamoto et al. operates in the same fashion as in the instant invention and includes the same structure as in the instant invention. Thus, when the electrons are emitted they will inherently have the same angle as in the instant application, less than about 10 degrees.

With regard to claim 43, though Miyamoto et al. do not explicitly disclose the efficiency of their device, since they use the same structure claimed including the flat epitaxial dielectric and the single crystal electron source layer, the device would inherently emit electrons at the claimed at least about 6% efficiency.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 4, 6, 7, 16, 17, 25-27 and 40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miyamoto et al. as applied to claims 1, 5, 10-12, 14, 15, 18-23, 29, 30, 39, 41 and 43 above, in view of Ossipov et al. (US 2003/0071256 A1).

With regard to claim 4, Miyamoto et al. do not teach forming the single crystal electron source layer on an underlying single crystal electron source layer.

Ossipov et al. teach a flat electron emitter in figure 2B for example, that includes a single crystal electron source layer 230 formed on an underlying single crystal electron source layer 220, a dielectric layer 245, and a thin conductor layer 240 on the dielectric layer. Ossipov et al. refers to this structure as the n+-p-D-M structure.

Miyamoto et al. and Ossipov et al. are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to form the underlying single crystal electron source layer of Ossipov et al. in the method of Miyamoto et al. The motivation for doing so is to provide the n+-p-D-M structure to allow high current emission to be combined with stable (durable) operation. Therefore, it would have been obvious to combine Miyamoto et al. with Ossipov et al. to obtain the invention of claim 4.

With regard to claim 6, Miyamoto et al. teach forming an epitaxial dielectric layer but do not teach forming the dielectric layer overlying an epitaxial semi-conductor layer.

Ossipov et al. teach forming the dielectric layer 245 over an epitaxial semi-conductor layer 230.

Miyamoto et al. and Ossipov et al. are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to form the underlying epitaxial semi-conductor layer of Ossipov et al. in the method of Miyamoto et al. The motivation for doing so is to provide the n+-p-D-M structure to allow high current emission to be combined with stable (durable) operation. Therefore, it would have been obvious to combine Miyamoto et al. with Ossipov et al. to obtain the invention of claim 6.

With regard to claim 7, Ossipov et al. teach forming the dielectric layer in the emitter to about 1-5 nm thick and the epitaxial semiconductor layer less than about 20 microns thick.

With regard to claim 16, Miyamoto et al. with Ossipov et al. as combined above teach the single crystal electron source comprising an epitaxial layer 230 formed on a single crystal support 220.

With regard to claim 17, the emission "region" is considered to extend through the thickness of the epitaxial electron source layer to contact the single crystal support. The emission region is considered to be the "region" where the emission occurs, thus

an entire cross-section extending down from the top surface is considered the emission "region."

With regard to claim 25, Miyamoto et al. with Ossipov et al. as combined above teach an epitaxial semi-conductor layer 230 sandwiched between the electron source and the epitaxial dielectric layer.

With regard to claim 26, the epitaxial semi-conductor layer is less than about 20 microns thick.

With regard to claim 27, the epitaxial semi-conductor is between about 1 and about 5 microns thick.

With regard to claim 40, Miyamoto et al. with Ossipov et al. as combined above teach an epitaxial semi-conductor layer positioned between the electron source and the epitaxial dielectric layer and as such in operation the electrons would transport through the epitaxial semi-conductor layer.

7. Claim 28 is rejected under 35 U.S.C. 103(a) as being unpatentable over Miyamoto et al. as applied to claims 1, 5, 10-12, 14, 15, 18-23, 29, 30, 39, 41 and 43 above.

Miyamoto et al. teach a thin conductor layer (top Au) but do not teach this layer being less than about 7 nm thick (Miyamoto et al. show the layer being 10 nm thick in figure 2). Nonetheless, it would have been obvious to one of ordinary skill in the art at the time of the invention to form the conductor layer to less than about 7 nm thick. Miyamoto et al. recognize that the gold layer needs to be thin because low scattering in

metal is required (a thinner layer will scatter the electrons less). Thus it would have been obvious to form the gold layer even thinner than Miyamoto et al. disclose to further reduce scattering. One of ordinary skill in the art would recognize that the thickness of the gold layer could be reduced until the layer became too thin so that it no longer provided the needed conductivity. Providing the layer to about 7 nm or less provides no unexpected result over the prior art and is considered obvious.

8. Claims 31 and 32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miyamoto et al. as applied to claims 1, 5, 10-12, 14, 15, 18-23, 29, 30, 39, 41 and 43 above, in view of Park et al. (U.S. Patent No. 5736812).

With regard to claim 31, Miyamoto et al. do not teach focusing means positioned between the target and the emitter.

With regard to claim 32, Miyamoto et al. do not further teach the focusing means comprising an electrostatic focusing lens having an aperture in a conductor set at a predetermined voltage, the voltage being adjustable to change the focusing effect of the focusing lens.

Park et al. teach electron guns (electron emitters) that emit the electrons (electron beams) onto a target (phosphor screen). Park et al. teach focusing means (electrostatic focusing lens) positioned between the target and the emitter. The focusing means comprises an electrostatic focusing lens having an aperture in a conductor 12 set at a predetermined voltage, the voltage adjustable to change the

focusing effect of the focusing lens. See Park et al. column 1 line 66 through column 2 line 6 and figure 2.

Miyamoto et al. and Park et al. are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to employ a focusing means (specifically the electrostatic focusing lens of Park et al.). The motivation for doing so is so that the emitter of Miyamoto et al. could be used in a display device by focusing the emitted electrons onto a phosphor screen. Therefore, it would have been obvious to combine Miyamoto et al. with Ossipov et al. to obtain the invention of claims 31 and 32.

9. Claims 33, 34, 36-38 and 42 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miyamoto et al. as applied to claims 1, 5, 10-12, 14, 15, 18-23, 29, 30, 39, 41 and 43 above, as evidenced by the conventional device of Lee et al. (US 2002/0173153 A1).

With regard to claim 33, Miyamoto et al. teach an electron emitter, and teach that the emitter can be used in microelectronics, but do not teach what applications or devices the emitter can be used in. Electron emitters were known to one of ordinary skill in the art at the time of the invention to be used for memory/storage devices where a memory medium is used as the target.

For example, Lee et al. is evidence that it was conventional to use electron emitter arrays in memory applications. Lee et al. teach the emission target being a memory wherein the effect (caused by the emitted electrons) is a physical change to the

target, the physical change being detectable through measurement of electrical properties of the memory. See Lee et al. "BACKGROUND" section. These memory devices of Lee et al. (ASR - Atomic Resolution Storage) are advantageous because they can store a very large number of bits in a small area. Thus, it is well known in the art use electron emitters (such as that taught by Miyamoto et al.) in a storage device.

With regard to claim 34, as evidenced by Lee et al. it was well known to that memory devices using the electron emitters were operable to achieve a density of physical changes of about a terabit per square inch on the memory.

With regard to claim 36, the memory device of Lee et al. includes a mover (mover wafer) connected to one or more of the emitter or the target for moving one or the other of the emitter and the target.

With regard to claim 37, though not explicitly stated, it is nonetheless implicitly understood that the plurality of emitter devices will have control circuitry connected thereto. To allow operation of the emitters and reading and writing of the memory control circuitry must necessarily be connected to the emitter devices.

With regard to claim 38, Lee et al. teach that a plurality of the emitters are arranged in an array including the memory and further including a plurality of focusing lens (focusing electrodes) arranged to cooperate with the array of emitted devices to focus electrons emitted from the devices and to direct the focused electrons towards the memory. Lee et al. further teaches that the focused electrons cause a structural phase change (phase change in the phase change material) in the memory upon impact, these structural phases changes having a density of about a terabit per inch squared in the

memory. Lee et al. does not explicitly teach an integrated circuit for detecting the structural phase change through measurement of electrical properties. Nonetheless, it is considered obvious that the phase change will be measured through electrical properties by an integrated circuit. If the phase changes were not measured by an integrated circuit the data stored in the memory array could not be read and would have no use. In any memory device, the data that is stored or programmed (in this case the phase change) can be read and processed into a usable output.

With regard to claim 42, as explained above, the electron emitter such as that of Miyamoto et al. is known to be used in a memory where the emitted electrons strike an anode target and cause an detectable effect that is measureable through an electrical property.

10. Claim 35 is rejected under 35 U.S.C. 103(a) as being unpatentable over Miyamoto et al. as applied to claims 1, 5, 10-12, 14, 15, 18-23, 29, 30, 39, 41 and 43 above, as evidenced by the conventional device of Cathey, Jr. et al. (U.S. Patent No. 5721560).

Miyamoto et al. teach an electron emitter, and teach that the emitter can be used in microelectronics, but do not teach what applications or devices the emitter can be used in. Electron emitters were known to one of ordinary skill in the art at the time of the invention to be used in display devices where the emitted electrons are absorbed by a phosphor material which then emits visible light. It is known that these display devices have the display as the target for the electron emission and a plurality of pixels.

where each pixel will undergo a visual change (emit visible light) when the emitted electrons are received by the pixel.

For example, Cathey, Jr. et al. is evidence that it was well known at the time of the invention to use electron emitters display devices. Cather, Jr. et al. provide evidence that it was well known to use a display (screen) with a plurality of pixels as the target where a visual effect is created when the emitted electrons are received by one of the pixels. See for example, column 1 lines 15-36.

Allowable Subject Matter

11. Claims 8, 9, 13 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

12. The following is a statement of reasons for the indication of allowable subject matter: Prior art of record fails to teach, disclose, or suggest, the invention as claimed in claims 8 (and thus 9 which depends from 8) and 24. With regard to claims 8 and 13, the prior art of record fails to teach the thin conductor layer being an epitaxial conductor layer in combination with forming a first epitaxial layer on the single crystal electron source in a method of forming a flat emitter structure. Prior art suggested forming the thin conductor as an epitaxial layer in a spindt-type tip emitter, but no suggestion was found to provide such a layer on the flat emitter. With regard to claim 24, the prior art of record failed to teach or suggest the epitaxial dielectric layer being aluminum nitride or an oxide of silicon, aluminum, titanium, hafnium, or zirconium.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to N. Drew Richards whose telephone number is (571) 272-1736. The examiner can normally be reached on Monday-Friday 9:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



N. Drew Richards
AU 2815